

Amlogic

NN Model Design Guide

Revision: 1.1

Release Date: 2024-01-09

Copyright

© 2024 Amlogic. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, or translated into any language in any form or by any means without the written permission of Amlogic.

Trademarks

 , and other Amlogic icons are trademarks of Amlogic companies. All other trademarks and registered trademarks are property of their respective holders.

Disclaimer

Amlogic may make improvements and/or changes in this document or in the product described in this document at any time and without notice.

This product is not intended for use in medical, life saving, or life sustaining applications, nor in applications where failure or malfunction of an Amlogic product can reasonably be expected to result in personal injury, death or severe property or environmental damage.

Circuit diagrams and other information relating to products of Amlogic are included as a means of illustrating typical applications. Consequently, complete information sufficient for production design is not necessarily given. Though every effort has been made to ensure that this document is current and accurate, Amlogic makes no representations or warranties with respect to the accuracy or completeness of the contents presented in this document.

Amlogic products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Amlogic accepts no liability for any vulnerability.

Use of the materials may require a license of intellectual property from a third party or from Amlogic. This document conveys no express or implied licenses to any intellectual property rights belonging to Amlogic or any other party. Any links to third-party websites included in this document are for your convenience only. Amlogic does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Amlogic shall in no event be liable for any claims relating to or arising out of this document or any use or inability to use hereof.

Contact Information

- Website: www.amlogic.com
- Pre-sales consultation: contact@amlogic.com
- Technical support: support@amlogic.com

Revision History

Issue 1.1 (2024-01-09)

This is the second release.

Issue 1.0 (2022-10-12)

This is the initial release.

Confidential!
nick@khadas.com
2024-11-20 08:49:13

Contents

Revision History	ii
1. Introduction	1
2. Model Acceleration Rule	2

Confidential!
nick@khadas.com
2024-11-20 08:49:13

1. Introduction

This document is intended to provide some design guidance for customers who have the ability to design the model structure and train the model by themselves, and guide customers to design a model with better acceleration effect on Amlogic NN.

Confidential!
nick@khadas.com
2024-11-20 08:49:13

2. Model Acceleration Rule

1. Depth convolution is recommended

Amlogic NN Hardware has both DW Engine and Conv Engine, regular 2D convolutions and Depthwise convolutions can run on Hardware at the same time. Amlogic NN Hardware is optimized to run regular Conv2D & DepthWiseConv2D in a pipeline style. Customers can get the best performance if they run an AI model which is similar to Mobilenet. Recommend to use PW and DW convolution.

2. Padding has no software overhead

Convolution padding is supported by NN hardware with no software overhead. The padding attribute can be specified individually for all four sides [Top, Bottom, Left, Right].


The maximum pad size is 16.

3. Use pooling instead of stride

Whenever possible for strides not of 2, design the convolution kernels without stride and use pooling operations to achieve feature map shrinking.

4. Conv OP layer which with output more than 16 channels

ADLA is designed to maximum parallel execution and minimize the power and cost. It requires a OP layer which will output more than 16 channels to fully utilize the horsepower of ADLA. For example, the following figure shows a customer's AI model contains 8 output channels only.



5. Design Suggestions for Other Operators level

a . Free Op

The following OP consumes neglectable execution time:

Activation function & Quantization & DeQuantization

b . Convolution

Horizontal or vertical stride can be set independently, But the best performance can be gain if stride size is no more than 2

c . Resize tensor

Recommend resize ratio is power of 2

d . Other Op

It is recommended to use operators running on NN Hardware to design models as much as possible

Confidential!
nick@khadas.com
2024-11-20 08:49:13